

Europäisches Patentamt European Patent Office Office européen des brevets

(11) EP 0 971 360 A1

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication: 12.01.2000 Bulletin 2000/02

(51) Int. Cl. ':

G11C 11/40, H01L 27/108, G11C 11/404

(21) Application number: 99118869.9

(22) Date of filing: 09.12.1993

(84) Designated Contracting States: DE FR GB

(30) Priority: 10.12.1992 JP 35220092 07.05.1993 JP 13013093 07.09.1993 JP 24626493

(62) Application number of the earlier application in accordance with Art. 76 EPC: 93119902.0

(71) Applicant: SONY CORPORATION Tokyo (JP)

(72) Inventors:

, Hayashi, Yutaka Shinagawa-ku, Tokyo (JP) , Matsushita, Takeshi Shinagawa-ku, Tokyo (JP)

(74) Representative: MÜLLER & HOFFMANN Patentanwälte Innere Wiener Strasse 17

81667 München (DE)


D-----

This application was filed on 24 - 09 - 1999 as a divisional application to the application mentioned under INID code 62.

(54) Semiconductor memory cell

A semiconductor memory cell, or a semiconductor memory cell for ASICs, of the structure is provided which ensures stable transistor operation, which does not require a large-capacitance capacitor as required in conventional DRAMs, which ensures reliable reading and writing of information, that permits short-channel design, and that allows the cell area to be reduced. The semiconductor memory cell includes: an information storage transistor (TR₁) comprising a first semiconductor channel forming region (Ch1), first and second conductive regions (SC₁, SC₂) and a first conductive gate (G₁); and a switching transistor (TR₂) comprising a second semiconductor channel forming region (Ch₂), third and fourth conductive regions (SC₃, SC₄) and a second conductive gate (G₂); wherein said first conductive gate (G1) and said second conductive gate (G2) are connected to a first memory-cellselection line (1ST LINE), said fourth conductive region (SC₄) is connected to said first semiconductor channel forming region (Ch₁), said third conductive region (SC₃) is connected to a second memory-cell-selection line (2ND LINE), and said first conductive region (SC₁) is connected to a read line (READ LINE).

FIG. 12A



Description

5

10

25

30

35

55

BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

[0001] The present invention relates to a semiconductor memory cell consisting of two transistors or one transistor formed by combining two transistors.

DESCRIPTION OF THE PRIOR ART

[0002] Fig. 17 shows a conventional dynamic memory cell consisting of a single transistor and a capacitor; the memory cell of this structure is generally known as a one-transistor memory cell and used as a semiconductor memory cell suitable for high density devices. In such a memory cell, the capacitance of the capacitor needs to be high enough to cause a voltage change on the associated bit line. However, the trend to smaller plan area of the semiconductor memory cell necessitates a reduction in the size of the capacitor formed in a horizontal plate-like shape, giving rise to the problem that when reading information stored as a charge on the memory cell capacitor, the information is masked by noise, or that, because of increasing stray capacitance on the bit line with each generation of memory cells, only a small voltage change can be caused to the bit line. In one approach to solving this problem that is proposed a dynamic memory cell structure (see Fig. 18) or a

stacked capacitor cell structure. However, because of processing limitations on how deep the trench can be formed and how high the stack (stacked layers) can be made, there is a limit to increasing the capacitance of the capacitor. Accordingly, it is said that dynamic memory cells of these structures encounter the limit of miniaturization in the dimensional region beyond the low submicron rule.

[0003] Furthermore, with transistors forming the semiconductor memory cells, reducing the transistor's plan area beyond the low submicron rule would introduce such problems as dielectric strength degradation, punch-through, etc., which would increase the possibility of leakage even under the rated voltage condition. With conventional transistor structures, therefore, it becomes difficult to ensure proper operation of the memory cell when the memory cell size is reduced.

[0004] To overcome the above limitations on the capacitance, there is proposed a memory cell structure wherein the memory cell is constructed with two transistors and the transistor channel current is sensed.

[0005] In the memory cell disclosed in Japanese Patent Unexamined Publication No. 63-19847, for example, a capacitor C_2 coupled to the gate and drain of a MOS transistor Q_1 is connected to a word line, as shown in Fig. 3 accompanying the same Patent Publication. Furthermore, the drain of the transistor Q_1 is connected to the gate of an SOI transistor Q_2 of the complementary type to the transistor Q_1 . The drain of the transistor Q_2 is in turn connected to a fixed potential V_D , while the source of each of the transistors, Q_1 and Q_2 , is connected to a bit line.

[0006] In the memory cell disclosed in the above Patent Publication, since the gate electrode of the SOI (silicon-on-insulator) transistor \mathbf{Q}_2 is formed only on one principal surface side of the channel region thereof having two principal surfaces, an extra capacitor \mathbf{C}_2 is needed to complete the structure of the memory cell. A further problem is that because of the charge or electric field applied (through an insulating film) to the other principal surface of the channel region of the SOI transistor \mathbf{Q}_2 , the operation of the SOI transistor \mathbf{Q}_2 becomes unstable and it is difficult to reduce the channel length.

[0007] On the other hand, the memory cell disclosed in Japanese Patent Unexamined Publication No. 1-145850 is constructed with a write transistor 18, a read transistor 19 (an SOI transistor), and a protective capacitor 20, as shown in Fig. 1 accompanying the same Patent Publication. The source of the write transistor 18 is connected to the gate of the read transistor 19. The cathode of the protective diode 20 is connected to the drain of the read transistor 19. Further, the anode of the protective diode 20 and the drain of the write transistor 18 are connected to a bit line, while the source of the read transistor 19 and the gate of the write transistor 18 are connected to a word line.

[0008] In the memory cell disclosed in the above Patent Publication, since the read transistor 19 is an SOI transistor, when the source potential is caused to change to the same polarity as the gate potential (when writing a "1") the potential of the channel region changes with the change of the gate potential, resulting in an incomplete writing condition. It is therefore difficult to read the "1" with the expected certainty. Furthermore, in the read transistor 19, the gate electrode is formed only on one principal surface side of the channel region having two principal surfaces. Therefore, this structure also has the problem that because of the channel region of the read transistor 19, the operation of the read transistor 19 becomes unstable and it is difficult to reduce the channel length.

[0009] The memory cells disclosed in Japanese Patent Unexamined Publication Nos. 62-141693 and 62-254462 each comprise a write transistor T1, a read transistor T2, and a storage capacitor C, as shown in Fig. 1 accompanying the former Patent Publication. The drains of the transistors T1 and T2 are connected to a bit line, and the source of the transistor T1 is connected to the storage capacitor and also to a first gate of the transistor T2. Further, the gate of the transistor T1 is connected to a write selection line, while a second gate (or a channel forming region such as a well) of the transistor T2 is connected to a read selection line.

[0010] When the read transistor T2 is formed from an SOI transistor, the first and second gates are respectively formed on the upper and lower surface sides of the channel region of the transistor T2 (refer to Japanese Patent Application No. 55-93521 and Japanese Patent Unexamined Publication No. 57-18364). This structure eliminates the

problem that has placed a limitation on the reduction of the channel length. For the write transistor T1, on the other hand, only bulk-type transistors are disclosed as preferred embodiments, and therefore, there is a limit to the miniaturization of the memory cell as a whole. Furthermore, the structure requiring each word line to be divided into a read line and a write line has the problem of increased chip area or increased number of stacked layers.

[0011] The present invention is concerned with the structure of a memory cell constructed with two transistors and yet capable of solving the above enumerated problems. An object of the invention is to provide a semiconductor memory cell, a semiconductor memory cell for ASICs (Application Specific Integrated Circuits), and even a semiconductor memory cell with a single transistor formed by combining two transistors, of the structure that ensures stable transistor operation, that does not require the provision of a large-capacitance capacitor as required in prior art DRAMs, and that allows the channel length to be reduced and achieves miniaturization of the cell.

SUMMARY OF THE INVENTION

5

10

15

20

25

30

35

40

45

55

[0012] To achieve the above object, in accordance with a first aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 1, comprising:

an information storage transistor TR₁ comprising a semiconductor channel layer Ch₁ having first and second opposing principal surfaces; first and second conductive gates, G₁ and G₂, respectively disposed opposite the two principal surfaces of the semiconductor channel layer Ch₁ with first and second barrier layer respectively interposed therebetween; and first and second conductive regions, L₁ and L₂, respectively connected to either end of the semiconductor channel layer Ch₁, and

a switching transistor TR_2 comprising a semiconductor channel forming region Ch_2 having a third principal surface; a third conductive gate G_3 disposed opposite the third principal surface of the semiconductor channel forming region Ch_2 with a third barrier layer interposed therebetween; and third and fourth conductive layers, L_2 and L_4 , each formed in a surface region of the semiconductor channel forming region Ch_2 and near either end of the third conductive gate G_3 , wherein

the fourth conductive layer L₄ is connected to the second conductive gate G₂,

the first conductive gate G₁ and the third conductive gate G₃ are connected to a first memory-cell-selection line,

the first conductive layer L₁ and the third conductive layer L₃ are connected to a second memory-cell-selection line.

the second conductive layer L_2 is connected to a fixed potential including zero potential, and

the semiconductor channel forming region Ch₂ is connected to a read/write selection line.

[0013] In the above structure, the conductive layers may be formed from a low-resistivity semiconductor, a silicide, a two-layered structure of silicide and semiconductor, a metal, or the like. The barrier layers serve as barriers to channel carriers, and may be formed from an insulating material or a wide-gap semiconductor material.

[0014] In one preferred mode of the semiconductor memory cell according to the first aspect of the invention, as shown in the schematic diagram of Fig. 4,

the information storage transistor TR₁ is formed from a transistor of a first conductivity type,

the switching transistor TR2 is formed from a transistor of a conductivity type opposite to the first conductivity type,

the first conductive layer L₁ is connected to the second line via a fifth conductive layer L₅ which forms a rectifier junction with the first conductive layer L₁, and

the semiconductor channel forming region Ch₂ is connected to a second fixed potential including zero potential.

50 [0015] To achieve the above object, in accordance with a second aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 7, comprising:

an information storage transistor TR_1 comprising a first semiconductor channel layer Ch_1 having first and second opposing principal surfaces; first and second conductive gates, G_1 and G_2 , respectively disposed opposite the two principal surfaces of the first semiconductor channel layer Ch_1 with first and second barrier layers respectively interposed therebetween; and first and second conductive regions, L_1 and L_2 , each connected to either end of the first semiconductor channel layer Ch_1 , and

a switching transistor TR2 comprising a second semiconductor channel layer Ch2 having third and fourth opposing

principal surfaces; third and fourth conductive gates, G_3 and G_4 , respectively disposed opposite the two principal surfaces of the second semiconductor channel layer Ch_2 with third and fourth barrier layers respectively interposed therebetween; and third and fourth conductive layers, L_3 and L_4 , each connected to either end of the second semiconductor channel region Ch_2 , wherein

5 the fourth conductive layer L₄ is connected to the second conductive gate G₂,

10

20

25

35

40

- the first conductive gate G₁ and the third conductive gate G₃ are connected to a first memory-cell-selection line,
- the first conductive layer L1 and the third conductive layer L3 are connected to a second memory-cell-selection line,
- the second conductive layer L2 is connected to a fixed potential including zero potential, and
- the fourth conductive gate G₄ is connected to a read/write selection line.
- 15 [0016] In one preferred mode of the semiconductor memory cell according to the second aspect of the invention, as shown in the schematic diagram of Fig. 10,
 - the information storage transistor TR₁ is formed from a transistor of a first conductivity type,
 - the switching transistor TR₂ is formed from a transistor of a conductivity type opposite to the first conductivity type,
 - the first conductive layer L_1 is connected to the second line via a fifth conductive layer L_5 which forms a rectifier junction with the first conductive layer L_1 , and
 - the fourth conductive gate G_a is connected to a second fixed potential including zero potential.
 - [0017] To achieve the above object, in accordance with a third aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 12(A), comprising:
- an information storage transistor TR₁ of a first conductivity type, comprising a first semiconductor channel forming region Ch₁; a first conductive gate G₁ formed above the surface thereof with a first barrier layer interposed therebetween; a first conductive region SC₂; and a second conductive region SC₂, and
 - a switching transistor TR_2 of a second conductivity type opposite to the first conductivity type, comprising a second semiconductor channel forming region Ch_2 ; a second conductive gate G_2 formed above the surface thereof with a second barrier layer interposed therebetween; a third conductive region SC_3 ; and a fourth conductive region SC_4 , wherein
 - the first conductive gate G_1 of the information storage transistor TR_1 and the second conductive gate G_2 of the switching transistor TR_2 are connected to a first memory-cell-selection line;
 - the fourth conductive region SC₄ of the switching transistor TR₂ is connected to the first semiconductor channel forming region Ch₁ of the information storage transistor TR₁;
 - the third conductive region SC₃ of the switching transistor TR₂ is connected to a second memory-cell-selection line, and
- the first conductive region SC₁ of the information storage transistor TR₁ is connected to a read line.
 - [0018] The second conductive region SC₂ of the information storage transistor TR₁ is supplied with a fixed potential including zero potential. Preferably, the first conductive region SC₁ is connected to the second line or the third conductive region SC₃ via a rectifier junction. Preferably, the first conductive region SC₁ is formed from a semiconductor as a common region with the second semiconductor channel forming region Ch₂, the rectifier junction being formed between the common region and the third conductive region SC₃, and the first semiconductor channel forming region Ch₁ and the fourth conductive region SC₄ are formed from a common region. Furthermore, the second conductive gate G₂ may be formed common with the first conductive gate G₁, as in a fifth aspect of the invention hereinafter described. In this case, it is desirable that the third conductive region SC₃ further include a metal layer of Mo, Al, or the like, or a silicide layer that forms a Schottky junction with the first conductive region SC₁.
 - [0019] In the above structure, the conductive regions may be formed from a low-resistivity semiconductor, a silicide, a two-layered structure of silicide and semiconductor, a metal, or the like.

[0020] To achieve the above object, in accordance with a fourth aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 14(A), comprising:

5

10

15

20

25

30

35

40

45

50

55

an information storage transistor TR_1 of a first conductivity type, comprising a first semiconductor channel forming region Ch_1 ; a first conductive gate G_1 formed above the surface thereof with a first barrier layer interposed therebetween; a first conductive region SC_1 ; and a second conductive region SC_2 , and

a switching transistor TR_2 of a second conductivity type opposite to the first conductivity type, comprising a second semiconductor channel forming region Ch_2 ; a second conductive gate G_2 formed above the surface thereof with a second barrier layer interposed therebetween; a third conductive region SC_3 ; and a fourth conductive region SC_4 , wherein

the first conductive gate G_1 of the information storage transistor TR_1 and the second conductive gate G_2 of the switching transistor TR_2 are connected to a first memory-cell-selection line;

the fourth conductive region SC₄ of the switching transistor TR₂ is connected to the first semiconductor channel forming region Ch₁ of the information storage transistor TR₁;

the third conductive region SC₃ of the switching transistor TR₂ is connected to a second memory-cell-selection line,

the second conductive region SC₂ of the information storage transistor TR₁ is connected to a fixed potential, and

the first conductive region SC_1 of the information storage transistor TR_1 is connected to the third conductive region SC_3 of the switching transistor TR_2 , forming a rectifier junction therebetween.

[0021] A third conductive gate G₃ may be further provided opposite a third principal surface of the second semiconductor channel forming region Ch₂ with a third barrier layer interposed therebetween.

[0022] To achieve the above object, in accordance with a fifth aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 15(A), comprising:

a first semiconductor region SC₁ of a first conductivity type formed in a surface region of a semiconductor substrate or on an insulating substrate,

a first conductive region SC_2 formed in a surface region of the first semiconductor region SC_1 in contacting relationship forming a rectifier junction therebetween,

a second semiconductor region SC₃ of a second conductivity type formed in a surface region of the first semiconductor region SC₁ but spaced apart from the first conductive region SC₂,

a second conductive region SC₄ formed in a surface region of the second semiconductor region SC₃ in contacting relationship forming a rectifier junction therebetween, and

a conductive gate G disposed in such a manner as to form a bridge over a barrier layer between the first semiconductor region SC₁ and the second conductive region SC₂ and between the first conductive region SC₂ and the second semiconductor region SC₃, wherein

the conductive gate G is connected to a first memory-cell-selection line,

the first conductive region SC₂ is connected to a write information selection line, and

the second conductive region SC₄ is connected to a second memory-cell-selection line.

[0023] To achieve the above object, in accordance with a sixth aspect of the invention, there is provided a semiconductor memory cell, as shown in the schematic diagram of Fig. 16(A), comprising:

a first semiconductor region SC₁ of a first conductivity type formed in a surface region of a semiconductor substrate or on an insulating substrate,

a first conductive region SC_2 formed in a surface region of the first semiconductor region SC_1 in contacting relationship forming a rectifier junction therebetween,

a second semiconductor region SC₃, of a second conductivity type opposite to the first conductivity type, formed in a surface region of the first semiconductor region SC₁ but spaced apart from the first conductive region SC

a second conductive region SC_4 formed in a surface region of the second semiconductor region SC_3 in contacting relationship forming a rectifier junction therebetween, and

a conductive gate G disposed in such a manner as to form a bridge over a barrier layer between the first semiconductor region SC₁ and the second conductive region SC₂ and between the first conductive region SC₂ and the second semiconductor region SC₃, wherein

the conductive gate G is connected to a first memory-cell-selection line, and

5

10

15

20

25

35

45

55

the first semiconductor region SC₁ is connected to a second memory-cell-selection line.

[0024] In the semiconductor memory cell according to the fifth and sixth aspects of the invention, the first semiconductor region SC_1 (corresponding to the channel forming region Ch_2), the first conductive region SC_2 (corresponding to a source/drain region), the second semiconductor region SC_3 (corresponding to a source/drain region), and the conductive gate G constitute the switching transistor TR_2 . Likewise, the second semiconductor region SC_3 (corresponding to the channel forming region Ch_1), the first semiconductor region SC_1 (corresponding to a source/drain region), the second conductive region SC_4 (corresponding to a source/drain region), and the conductive gate G constitute the information storage transistor TR_4 .

[0025] The semiconductor channel layer or semiconductor channel forming region can be formed from a silicon, GaAs, or the like, using a known method. Each conductive gate can be formed from a metal, an impurity-added or doped silicon or polysilicon, a silicide, highly doped GaAs, or the like, using a known method. Each barrier layer can be formed from SiO_2 , Si_3N_4 , Al_2O_3 , GaAlAs, or the like, using a known method. The conductive layers, conductive regions, or semiconductor regions can be formed from a doped silicon or polysilicon, a silicide, a highly doped GaAs, or the like, using a known method.

[0026] In the semiconductor memory cell of the present invention, one conductive gate of the information storage transistor and one conductive gate of the switching transistor are connected to the first memory-cell-selection line. The first memory-cell-selection line, therefore, need not be provided more than one, and the chip area can be reduced.

[0027] In the semiconductor memory cell of the first and second aspects of the present invention, the fourth conductive layer is connected to the second conductive gate. When writing information, the switching transistor conducts, and the information is stored in the form of a potential or charge on the second conductive gate of the information storage transistor. The threshold voltage of the information storage transistor required at the first conductive gate, when reading information, varies depending on the potential or charge (information) stored on the second conductive gate. This is because the space-charge regions overlap across the channel layer near the first and second gates. Therefore, when reading information, the operation of the information storage transistor can be controlled by applying an appropriately selected potential to the first conductive gate. Information reading is accomplished by sensing the operating condition (for example, magnitude of the channel current) of the information storage transistor.

[0028] In the information storage transistor, a conductive gate is provided opposite each of the two principal surfaces of the semiconductor channel layer. This structure stabilizes the operation of the information storage transistor and facilitates short-channel transistor design. This also eliminates the need for a large capacitor as required in prior art DRAMs.

[0029] The gate threshold voltage of the switching transistor is controlled by the potential applied to the read/write selection line. When writing information, the switching transistor is turned on in order to store the potential or charge on the second conductive gate, and when the write operation is completed, it is turned off. The stored information is retained as a potential or charge on the second conductive gate until the information is read out.

[0030] In the semiconductor memory cell according to the second aspect of the present invention, the switching transistor has the fourth conductive gate. This serves to further stabilize the operation of the switching transistor. This is achieved by applying to the read/write selection line a signal for putting the switching transistor in an off condition without fail during information read operation.

[0031] In the preferred modes of the semiconductor memory cell according to the first and second aspects of the present invention, the fifth conductive layer is provided which forms a rectifier junction with the first conductive layer. The provision of this fifth conductive layer serves to prevent without fail a current from flowing into the information storage transistor during the writing of information.

[0032] In the semiconductor memory cell according to the third and fourth aspects of the present invention, the fourth conductive region of the switching transistor is connected to the channel forming region of the information storage transistor. In the semiconductor memory cell according to the fifth aspect of the invention, the second semiconductor region, which forms a source/drain region of the switching transistor, corresponds to the channel forming region of the information storage transistor TR₁.

[0033] When writing information, the switching transistor conducts, and the information is stored as a potential or charge in the channel forming region of the information storage transistor. The threshold voltage of the

information storage transistor required at the first conductive gate (in the third and fourth aspects of the invention) or the conductive gate (in the fifth aspect of the invention) for read operations varies depending on the potential or charge (information) stored in the channel forming region. Therefore, when reading information, by applying an appropriately selected potential to the first conductive gate or the conductive gate, the stored information state of the information storage transistor can be identified by the magnitude of the channel current (including zero current). Information reading is accomplished by sensing the operating condition of the information storage transistor.

[0034] In the semiconductor memory cell according to the sixth aspect of the present invention, the second semiconductor region SC₃, which forms a source/drain region of the switching transistor, corresponds to the channel forming region Ch₁ of the information storage transistor. Further, the first semiconductor region SC₁ that corresponds to the channel forming region of the switching transistor and also to a source/drain region of the information selection transistor is connected to the second memory-cell-selection line.

[0035] The threshold voltage of the information storage transistor required at each conductive gate for read operations can be varied by appropriately selecting the potential applied to the second memory-cell-selection line. Therefore, the on/off conditions of the information storage transistor and the switching transistor can be controlled by appropriately selecting the potential applied to the first memory-cell-selection line.

[0036] When writing information, the first line is set at a potential high enough to turn on the switching transistor, and the capacitor between the regions SC₁ and SC₃ of the switching transistor is charged depending on the potential on the second line. As a result, the information is stored in the channel forming region (the second semiconductor region SC₃) of the information storage transistor in the form of a charge or a potential difference from the region SC₁.

[0037] When reading information, the region SC₁ is supplied with a read potential, and the potential or charge (information) stored in the channel forming region of the information storage transistor is converted to a charge or a potential difference between the second semiconductor region SC₃, which corresponds to the channel forming region Ch₁, and the second conductive region SC₄, which corresponds to a source/drain region. The threshold voltage of the information storage transistor required at the conductive gate varies depending on the charge (information). Therefore, the on/off operations of the information storage transistor can be controlled, when reading information, by applying an appropriately selected potential to the conductive gate. Information reading is accomplished by sensing the operating condition of the information storage transistor.

[0038] In the semiconductor memory cell of the invention, the stored information is retained in the form of a potential, potential difference, or charge, but since the stored information decays with time because of leakage currents due to junction leaks, etc., refreshing is necessary, and the memory cell operates in the same manner as other DRAM cells.

BRIEF DESCRIPTION OF THE DRAWINGS

5

20

25

ลก

45

[0039] Fig. 1 is a diagram showing the principle of operation of a semiconductor memory cell according to a first aspect of the present invention.

[0040] Fig. 2 is a schematic cross-sectional view of a portion of a semiconductor memory cell according to Embodiment 1 of the present invention.

[0041] Fig. 3 is a diagram showing a modified example of Embodiment 1.

[0042] Fig. 4 is a diagram showing the principle of operation of a semiconductor memory cell according to a preferred mode of the first aspect of the invention.

[0043] Fig. 5 is a schematic cross-sectional view of a portion of a semiconductor memory cell according to Embodiment 2 of the present invention.

[0044] Fig. 6 is a diagram showing a modified example of Embodiment 2.

[0045] Fig. 7 is a diagram showing the principle of operation of a semiconductor memory cell according to a second aspect of the present invention.

[0046] Fig. 8 is a schematic cross-sectional view of a portion of a semiconductor memory cell according to Embodiment 3 of the present invention.

[0047] Fig. 9 is a diagram showing a modified example of Embodiment 3.

[0048] Fig. 10 is a diagram showing the principle of operation of a semiconductor memory cell according to a preferred mode of the second aspect of the present invention.

[0049] Fig. 11 is a schematic cross-sectional view of a portion of a semiconductor memory cell according to Embodiment 4 of the present invention.

[0050] Fig. 12 shows the principle of operation of a semiconductor memory cell according to a third aspect of the present invention along with schematic cross-sectional views showing a portion thereof.

[0051] Fig. 13 is a schematic cross-sectional view of a portion of a semiconductor memory cell according to a modified example of the third aspect of the present invention.

Fig. 14 shows the principle of operation of a semiconductor memory cell according to a fourth aspect of the present invention along with schematic cross-sectional views showing a portion thereof.

[0053] Fig. 15 shows the principle of operation of a semiconductor memory cell according to a fifth aspect of the present invention along with a schematic cross-sectional view showing a portion thereof.

[0054] Fig. 16 shows the principle of operation of a semiconductor memory cell according to a sixth aspect of the present invention along with schematic cross-sectional views showing a portion thereof.

[0055] Fig. 17 is a conceptual diagram showing a prior art one-transistor memory cell.

[0056] Fig. 18 is a cross-sectional view of a memory cell having a prior art trench capacitor cell structure.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0057] The semiconductor memory cell of the invention will be described below in accordance with preferred embodiments thereof.

10 EMBODIMENT 1

5

15

20

35

45

50

55

[0058] Embodiment 1 is concerned with a semiconductor memory cell according to a first aspect of the invention. The semiconductor memory cell, the principle of operation of which is shown in Fig. 1 and cross sections of a portion of which are shown schematically in Figs. 2 and 3, comprises an information storage transistor TR₁ and a switching transistor TR₂.

[0059] The information storage transistor TR_1 comprises a semiconductor channel layer Ch_1 , a first conductive gate G_1 , a second conductive gate G_2 , and first and second conductive layers, L_1 and L_2 , each connected to either end of the semiconductor channel layer Ch_1 . The switching transistor TR_2 comprises a semiconductor channel forming region Ch_2 , a third conductive gate G_3 , and third and fourth conductive layers, L_3 and L_4 , each formed in the surface area of the semiconductor channel forming region Ch_2 in contacting relationship forming a rectifier junction therewith. The third conductive gate G_3 is formed in such a manner as to bridge the third conductive layer L_3 and the fourth conductive layer L_4 .

[0060] The semiconductor channel layer Ch_1 has two opposing principal surfaces, the first principal surface MS_1 and the second principal surface MS_2 . The first conductive gate G_1 is formed opposite the principal surface MS_1 of the semiconductor channel layer with a first barrier layer BL_1 interposed therebetween. Likewise, the second conductive gate G_2 is formed opposite the principal surface MS_2 of the semiconductor channel layer with a second barrier layer BL_2 interposed therebetween. The semiconductor channel forming region Ch_2 has a third principal surface MS_3 . The third conductive gate G_3 is formed opposite the third principal surface MS_3 of the semiconductor channel forming region Ch_2 with a third barrier layer BL_3 interposed therebetween.

[0061] The fourth conductive layer L_4 is connected to the second conductive gate G_2 . The first conductive gate G_1 and the third conductive gate G_3 are connected to a first memory-cell-selection line (for example, a word line). In the structural example shown in Fig. 2, the first conductive gate G_1 and the third conductive gate G_3 are common. The first conductive layer L_1 and the third conductive layer L_3 are connected to a second memory-cell-selection line (for example, a bit line). The second conductive layer L_2 is connected to a fixed potential including zero potential. The semiconductor channel forming region Ch_2 is connected to a read/write selection line. The read/write selection line may be a common well or a substrate. In Embodiment 1, a common well is used. The second memory-cell-selection line (for example, a bit line) need not be provided more than one, and the chip area can be reduced.

[0062] The conductive layers may be formed from a low-resistivity semiconductor, a silicide, a two-layered structure of silicide and semiconductor, a metal or the like. The barrier layers serve as barriers to channel carriers, and may be formed from an insulating material or a wide-gap semiconductor material.

[0063] In Embodiment 1, the information storage transistor TR₁ has an SOI structure. That is, with the multilayered structure shown in Fig. 2, the total area that the information storage transistor and the switching transistor take up can be made approximately equal to the area that one transistor takes up, thus allowing the chip area to be reduced.

[0064] The operation of the semiconductor memory cell will be described below, taking for example a case in which the information storage transistor TR_1 and the switching transistor TR_2 are both n-type transistors.

[0065] Potentials applied to the various lines for a memory write are designated as follows:

First memory-cell-selection line (e.g., word line): V_w

Second memory-cell-selection line (e.g., bit line)
"0" write: V₀
"1" write: V₁

Read/write selection line: V_{B W}

[0066] Potentials applied to the various lines for a memory read are designated as follows. Note that during a read cycle, the read/write selection line is reverse biased.

First memory-cell-selection line (e.g., word line): V_R

Read/write selection line: VB R

[0067] For read/write, the fixed potential to which the second conductive layer L2 is connected is designated as follows:

[8800]Fixed potential to which the second conductive layer L2 is connected: V2

[0069]The threshold voltages of the information storage transistor TR, required at the first conductive gate G, for memory read/write operations are designated as follows:

"0" read/write : V_{TH1_0}

"1" read/write : V_{TH1 1}

[0070] The potential of the second conductive gate G₂ is different between a "0" read/write and a "1" read/write. As a result, the threshold voltage of the information storage transistor TR1 required at the first conductive gate G1 differs between a "0" read/write and a "1" read/write. The information storage transistor TR1 is provided with two conductive gates, G₁ and G₂, on opposite sides of the semiconductor channel layer Ch₁; this structure serves to stabilize the operation of the information storage transistor TR1, and facilitates short-channel design. Furthermore, a capacitor having as large capacitance as required in prior art DRAMs is not required.

The threshold voltage of the switching transistor TR2 required at the third conductive gate G3 for a write operation is designated as V_{TH2 W}. Further, the threshold voltage of the switching transistor TR₂ required at the third conductive gate G_3 for a read operation is designated as V_{TH2} R. The threshold voltage of the switching transistor TR_2 required at the third conductive gate G_3 is different between memory write and memory read because the potential applied to the read/write selection line differs between write and read operations.

[0072] The relationships between the various potentials are set as follows:

$$3V_W 3 > 3V_{TH2_W} 3$$

 $3V_{TH1_0} 3 > 3V_R 3 > 3V_{TH1_1} 3$
 $3V_{TH2_R} 3 > 3V_R 3$

25

30

35

40

45

50

55

10

15

20

[0073] The operation of the semiconductor memory cell of Embodiment 1 will be described below.

Information write

When writing information "0" (second line potential: V_0) or "1" (second line potential: V_1), the potential of the first line is V_W. Therefore, the potential at the third conductive gate G₃ of the switching transistor TR₂ is also V_W. Since the potential of the read/write selection line is $V_{8 \text{ w}}$, the threshold voltage, V_{TH2_W} , of the switching transistor TR_2 required at the third conductive gate has the following relationship with respect to V_W .

 $3V_w3 > 3V_{TH2_w}3$ As a result, the switching transistor TR₂ is ON. Therefore, the potential at the second conductive gate G₂ of the information transistor TR_1 is V_0 (when writing information "0") or V_1 (when writing information "1").

When writing information, the potential at the first conductive gate G₁ of the information storage transistor TR₁ is V_w. The threshold voltage of the information storage transistor TR₁ required at the first conductive gate G_1 is V_{TH1_0} or V_{TH1_1} . If the relationship

$$3V_{11} \cdot 3 > 3V_{TH1} \cdot 3 > 3V_{TH1} \cdot 3$$

 $3V_W 3 > 3V_{TH1_0} 3 > 3V_{TH1_1} 3$ exists between these potentials, the information storage transistor TR₁ is also ON, but writing is performed whether the information storage transistor TR, is ON or OFF.

As described above, when writing information "0" or "1", the potential at the second conductive gate G2 of the information storage transistor TR_1 is V_0 or V_1 . That is, the second conductive gate G_2 is held at a potential corresponding to the information "0" or "1", and this condition is substantially maintained within a prescribed time until the information is read out. During the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR, and the switching transistor TR2 are set at such potentials that neither transistor will conduct.

Information read

When reading information "0" or "1", the potential of the first line is V_R . Therefore, the potential at the third conductive gate G_3 of the switching transistor TR_2 is V_R . Since the potential of the read/write selection line is $V_{B,R}$. a reverse bias is applied between the source and the channel forming region of the switching transistor TR_2 . $V_{B\,R}$ is set so that the threshold voltage, V_{TH2_R} , of the switching transistor TR_2 required at the third conductive gate has the following relationship with respect to V_R.

$$3V_{TH2_R}3 > 3V_R3$$

The switching transistor TR2 is thus held OFF.

When reading information, the potential at the first conductive gate G₁ of the information storage transistor TR₁ is V_R. The threshold voltage of the information storage transistor TR₁ at the first conductive gate G₁ is V THI 0 OF V_{TH1 1}. The threshold voltage of the information storage transistor TR₁ is dependent on the potential of the second conductive gate G2. The following relationship exists between these potentials.

5

10

15

20

25

30

35

40

45

50

55

 $3V_{TH1_0}3 > 3V_{R}3 > 3V_{TH1_1}3$ Therefore, when the stored information is "0", the information storage transistor TR₁ is OFF. On the other hand, when the stored information is "1", the information storage transistor TR₁ is ON.

Thus, the information storage transistor TR, is set to an ON or OFF condition, depending on the stored information. Therefore, when the stored information is "1", current flows to the second line; when the stored information is "0", no current but the leakage current flows to the second line. The stored information can be read in this manner by the information storage transistor TR₁.

The above-described operating conditions of the information storage transistor TR₁ and the switching transistor TR2 are summarized in Table 1. The potential values given in Table 1 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

EP 0 971 360 A1 Table 1

Unit: volts

Memory write	"0" v	"0" write		vrite
lst line potential	Vu	2.0	Vu	2.0
2nd line potential	v _o	0	v_{i}	1.0
Read/write line		V_{B-W}		V _{B-W}
Threshold of TR ₂ required at 3rd gate	V _{TH2-W}	0.5	V _{TH2-W}	0.5
3rd gate potential	Vw	2.0	V _w	2.0
Condition of TR ₂	ON		ON	
2nd gate potential	V _o	0	v_{i}	1.0
Threshold of TR _i required at 1st gate	V _{TH1-0}	1.1	V _{TH1-1}	0.5
1st gate potential	Vu	2.0	V _u	2.0
condition of TR ₁	ON		0	N

Memory read	"0"	"0" read		read
1st line potential	V _R 1.0		V _R	1.0
Read/write line		V _{B-R}		V _{B-R}
Threshold of TR ₂ required at 3rd gate	V _{TH2-R} 1.5		V _{TH2-R}	1.5
3rd gate potential	V _R 1.0		V _R	1.0
Condition of TR ₂	OFF		OFF	
2nd gate potential	v _o	0	V_1	1.0
Threshold of TR ₁ required at 1st gate	V _{T81-0} 1.1		V _{TH1-1}	0.5
1st gate potential	1.0			1.0
Condition of TR ₂	OFF		0	N
Fixed potential	V ₂	0	V ₂	0
2nd line current	OFF		0	N

[0081] A modified example of the semiconductor memory cell of Embodiment 1 illustrated in Fig. 2 is shown schematically in cross section in Fig. 3. In the semiconductor memory cell shown in Fig. 2, the first conductive gate G_1 and the third conductive gate G_3 are common. By contrast, in the semiconductor memory cell shown in Fig. 3, the second conductive gate G_2 and the fourth conductive layer L_4 are common. Also, the read/write selection line is formed from a well. While a slightly larger plan area is required as compared with the memory cell shown in Fig. 2, the memory cell shown in Fig. 3 have the advantages of relatively smooth surface topography, which is advantageous in lithography, and a less number of contacts.

EMBODIMENT 2

10

20

25

30

35

40

45

50

55

Embodiment 2 is concerned with a preferred mode of the semiconductor memory according to the first aspect of the invention. The semiconductor memory cell, the principle of operation of which is shown in Fig. 4 and cross sections of a portion of which are shown schematically in Figs. 5 and 6, comprises an information storage transistor TR1 and a switching transistor TR2. The structures of the information storage transistor TR1 and the switching transistor TR2 are fundamentally the same as those of Embodiment 1, except for the points hereinafter

The information transistor TR₁ is formed from a transistor of a first conductivity type, for example, a p-[0083] type transistor, and the switching transistor TR2 is formed from a transistor of the opposite conductivity type to that of the information storage transistor TR1, for example, an n-type transistor. In this case, if the first conductive layer L1 and the second conductive layer L2 are formed from semiconductor material, then their conductivity type should be p type. Likewise, if the first conductive gate G₁, the second conductive gate G₂, the third conductive gate G₃, the third conductive layer L₃, and the fourth conductive layer L₄ are formed from semiconductor material, then their conductivity type should be n⁺à type. Alternatively, these regions may be formed from a silicide, a two-layer structure of silicide and semiconductor, or a metal. The semiconductor channel forming region Ch2 is connected to a second fixed potential including zero potential.

Further, the first conductive layer L, is connected to the second line via a fifth conductive layer L, which forms a rectifier junction with the first conductive layer. The provision of the fifth conductive layer serves to prevent without fail a current from flowing into the information storage transistor TR, during the writing of information. Furthermore, there is no possibility of the information write voltage being applied to the information storage transistor TR1 and thereby interfering with the write operation as was the case with the prior art.

The operation of the semiconductor memory cell of Embodiment 2 will be described below.

[0086] The potentials of the information storage transistor TR₁ and the switching transistor TR₂ are set to satisfy the following relationships.

$$3V_W 3 > 3V_{TH2_W} 3$$

 $3V_{TH1_1} 3 > 3V_R 3 > 3V_{TH1_0} 3$

Information write

When writing information "0" (second line potential: V₀) or "1" (second line potential: V₁), the potential of the first line is V_w (>0). Therefore, the potential at the third conductive gate G_3 of the switching transistor TR_2 is also V_W (>0). Since the second fixed potential is $V_{B\ W}$ if V_W is set as

$$3V_{W}3 > 3V_{TH2} + V_{0} \text{ or } V_{1}3$$

 $3V_W 3 > 3V_{TH2_W} + V_0$ or $V_1 3$ where V_{TH2_W} is the threshold voltage of the switching transistor TR_2 required at the third conductive gate G_3 , then the switching transistor TR_2 is ON. Therefore, the potential at the second conductive gate G_2 of the information transistor TR_1 is V_0 (when writing information "0") or V_1 (when writing information "1").

When writing information, the potential at the first conductive gate G₁ of the information storage transistor TR₁ is V_W (>0). Therefore, when V₀ or V₁ < V_W - V_{TH1 1}, the information storage transistor TR₁ is OFF. Even if it is ON, current flow is blocked by the presence of the rectifier junction between the first conductive layer L, and the fifth conductive layer Ls.

[0089] As described above, when writing information "0" or "1", the potential at the second conductive gate G2 of the information storage transistor TR_1 is V_0 or V_1 . That is, the second conductive gate G_2 is held at a potential corresponding to the information "0" or "1", and this condition is substantially maintained until the information is read out. During the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR1 and the switching transistor TR2 are set at such potentials that neither transistor will conduct.

Information read

When reading information "0" or "1", the potential of the first line is V_R (<0). Therefore, the potential at the third conductive gate G_3 of the switching transistor TR_2 is V_R (<0), and the switching transistor TR_2 remains OFF unless the potential of the second line is made more negative than V_R - V_{TH2} R. Normally, for a read operation, the second line is set at a small potential and information is read by sensing the current.

The potential at the first conductive gate G_1 of the information storage transistor TR_1 is V_R (<0). The threshold voltage of the information storage transistor TR₁ required at the first conductive gate G₁ is V_{TH1 0} or V_{TH1 1}. The threshold voltage of the information storage transistor TR, is dependent on the potential of the second conductive gate G2. The following relationship exists between these potentials

$$3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$$

Therefore, when the stored information is "0", the information storage transistor TR, is ON. On the other hand, when the

stored information is "1", the information storage transistor TR, is OFF.

[0092] Thus, the information storage transistor TR_1 is set to an ON or OFF condition, depending on the stored information. The second conductive layer L_2 of the information storage transistor TR_1 is connected to the fixed potential (V_2) ; therefore, when the stored information is "0", current flows to the second line, and when the stored information is "1", current does not flow to the second line. The stored information can be read in this manner by the information storage transistor TR_1 .

[0093] A cross section of a portion of the semiconductor memory cell of Embodiment 2 is shown schematically in Fig. 5. The semiconductor memory cell of Embodiment 2 is fundamentally the same as the semiconductor memory cell shown in Fig. 2, except that the information storage transistor TR_1 and the switching transistor TR_2 are of different conductivity types and that the first conductive layer L_1 is connected to the second line via the n-type fifth conductive layer L_5 which forms a rectifier junction with the p-type first conductive layer L_1 .

[0094] Table 2 summarizes the operating conditions of the semiconductor memory cell in which the information storage transistor TR_1 is formed from a p-type transistor and the switching transistor TR_2 is formed from an n-type transistor.

Table 2

			Unit:	volts
Memory write	"0" 7	write	"1" v	write
1st line potential	V _u	1.5	Vu	1.5
2nd line potential	V _o	V ₀ 0		1.0
Read/write line	V _{B-W}			V _{B-W}
Threshold of TR ₂ required at 3rd gate	V _{TH2-W} 0.5		V _{TH2-W}	0.5
3rd gate potential	V _w	V _w 1.5		1.5
Condition of TR ₂	ON		0	N
2nd gate potential	V ₀	0	v_1	1.0
1st gate potential	V _W 1.5		Vu	1.5
Condition of TR ₁	OFF OFF		FF	

Memory read	"0" read		"1"	read	
1st line potential	V _R -1.0		V_R	-1.0	
3rd gate potential	V_R	V _R -1.0		-1.0	
Condition of TR ₂	OFF		0:	OFF	
2nd gate potential	V ₀ 0		V_1	1.0	
Threshold of TR ₁ required at 1st gate	V _{TB1-0} -0.5		V _{TH1-1}	-1.1	
1st gate potential	-1.0			-1.0	
Condition of TR ₁	ON		OI	FF	
Fixed potential	V ₂ .		. V ₂		
2nd gate current	ON		OFF		

55

15

20

25

30

35

40

45

50

[0095] The potential values given in Table 2 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

[0096] A modified example of the semiconductor memory cell illustrated in Fig. 5 is shown schematically in cross section in Fig. 6. The semiconductor memory cell shown is fundamentally the same as the semiconductor memory cell shown in Fig. 3, except that the information storage transistor TR_1 and the switching transistor TR_2 are of different conductivity types and that the first conductive layer L_1 is connected to the second line via the n-type fifth conductive layer L_3 which forms a rectifier junction with the p-type first conductive layer L_1 .

Embodiment 3

5

20

40

45

55

[0097] Embodiment 3 is concerned with a semiconductor memory cell according to a second aspect of the invention. The semiconductor memory cell, the principle of operation of which is shown in Fig. 7 and cross sections of a portion of which are shown schematically in Figs. 8 and 9, comprises an information storage transistor TR₁ and a switching transistor TR₂. The information storage transistor TR₁ comprises a first semiconductor channel layer Ch₁, a first conductive gate G₁, a second conductive gate G₂, and first and second conductive layers, L₁ and L₂, each connected to either end of the first semiconductor channel layer Ch₁. The switching transistor TR₂ comprises a second semiconductor channel layer Ch₂, a third conductive gate G₃, a fourth conductive gate G₄, and third and fourth conductive layers, L₃ and L₄, each connected to either end of the second semiconductor channel layer Ch₂. In Embodiment 3, the information storage transistor TR₁ and the switching transistor TR₂ both have an SOI structure (including a structure in which the barrier layer is formed from a wide-gap semiconductor, for example, GaAlAs as compared with GaAs).

[0098] The first semiconductor channel layer Ch_1 has two opposing principal surfaces, the first principal surface MS_1 and the second principal surface MS_2 . The first conductive gate G_1 is formed opposite the principal surface MS_1 of the first semiconductor channel layer with a first barrier layer BL_1 interposed therebetween. Likewise, the second conductive gate G_2 is formed opposite the principal surface MS_2 of the first semiconductor channel layer with a second barrier layer BL_2 interposed therebetween.

[0099] The second semiconductor channel layer Ch₂ has two opposing principal surfaces, the third principal surface MS₃ and the fourth principal surface MS₄. The third conductive gate G₃ is formed opposite the third principal surface MS₃ of the second semiconductor channel layer Ch₂ with a third barrier layer BL₃ interposed therebetween. Likewise, the fourth conductive gate G₄ is formed opposite the fourth principal surface MS₄ of the second semiconductor channel layer Ch₂ with a third barrier layer BL₄ interposed therebetween.

[0100] The fourth conductive layer L_4 is connected to the second conductive gate G_2 . In Embodiment 3, the fourth conductive layer L_4 and the second conductive gate G_2 are common. The first conductive gate G_1 and the third conductive gate G_3 are connected to a first memory-cell-selection line (for example, a word line). The first conductive layer L_1 and the third conductive layer L_3 are connected to a second memory-cell-selection line (for example, a bit line). The second conductive layer L_2 is connected to a fixed potential including zero potential. The fourth conductive gate G_4 is connected to a read/write selection line.

35 [0101] The semiconductor memory cell of Embodiment 3 is different from the semiconductor memory cell of Embodiment 1 in that the switching transistor TR₂ has the fourth conductive gate G₄. This serves to further stabilize the operation of the switching transistor TR₂ and yet allows further miniaturization.

[0102] When the information storage transistor TR₁ and the switching transistor TR₂ are both n-type transistors, the operation of the semiconductor memory cell is the same as that described in Embodiment 1 (see Table 1), and therefore, detailed explanation thereof is not repeated here.

[0103] A modified example of the semiconductor memory cell of Embodiment 3 illustrated in Fig. 8 is shown schematically in cross section in Fig. 9. In the semiconductor memory cell shown in Fig. 8, the second conductive gate G_2 and the fourth conductive layer L_4 are common. By contrast, in the semiconductor memory cell shown in Fig. 9, the first conductive gate G_1 and the third conductive gate G_3 are formed in the same substrate surface. The first conductive gate G_1 and the third conductive gate G_3 may be connected to each other. While a slightly larger plan area is required than that of the memory cell shown in Fig. 8, the memory cell shown in Fig. 9 has the advantage that the first semiconductor channel layer Ch_1 and the second semiconductor channel layer Ch_2 can be formed using a single high-quality semiconductor layer whereas two such layers are needed in the structure of the semiconductor memory cell shown in Fig. 8. There is a further advantage that the first conductive gate G_1 and the third conductive gate G_3 can be made common.

Embodiment 4

[0104] Embodiment 4 is concerned with a preferred mode of the semiconductor memory cell according to the second aspect of the invention. The semiconductor memory cell, the principle of operation of which is shown in Fig. 10 and a cross section of a portion of which is shown schematically in Fig. 11, comprises an information storage transistor TR_1 and a switching transistor TR_2 . The structures of the information storage transistor TR_1 and the switching transistor TR_2 are fundamentally the same as those of Embodiment 3, except for the points hereinafter described.

[0105] The information transistor TR₁ is formed from a transistor of a first conductivity type, for example, a p-

type transistor, and the switching transistor TR_2 is formed from a transistor of the opposite conductivity type to that of the information storage transistor TR_1 , for example, an n-type transistor. In this case, if the first conductive layer L_1 and the second conductive layer L_2 are formed from semiconductor material, then their conductivity type should be p type. Likewise, if the first conductive gate G_1 , the second conductive gate G_2 , the third conductive gate G_3 , the fourth conductive gate G_4 , the third conductive layer L_3 , and the fourth conductive layer L_4 are formed from semiconductor material, then their conductivity type should be n^* a type. The fourth conductive gate G_4 is connected to a second fixed potential including zero potential.

[0106] Further, the first conductive layer L_1 is connected to the second line via an n-type fifth conductive layer L_5 which forms a rectifier junction with the p-type first conductive layer L_1 .

[0107] A cross section of a portion of the semiconductor memory cell of Embodiment 4 is shown schematically in Fig. 11. The semiconductor memory cell of Embodiment 3 is fundamentally the same as the semiconductor memory cell shown in Fig. 9, except that the first and second conductive layers, L_1 and L_2 , are of different conductivity type and that the first conductive layer L_1 is connected to the second line via the n^+ à fifth conductive layer L_5 which forms a rectifier junction with the p-type first conductive layer L_1 . In Fig. 11, the fifth conductive layer L_5 and the rectifier junction between the first conductive layer L_1 and the fifth conductive layer L_5 are shown in schematic form for simplicity. It will also be appreciated that the first conductive gate G_1 and the third conductive gate G_3 may be connected to each other.

[0108] When the information storage transistor TR₁ is formed from a p-type transistor and the switching transistor TR₂ from an n-type transistor, the operation of the semiconductor memory cell is the same as that described in Embodiment 2 (see Table 2), and therefore, detailed explanation thereof is not repeated here.

Embodiment 5

5

20

25

30

35

[0109] Embodiment 5 is concerned with a semiconductor memory cell according to a third aspect of the invention. The semiconductor memory cell, the principle of operation of which is shown in Fig. 12(A) and a cross section of a portion of which is shown schematically in Fig. 12(B), comprises an information storage transistor TR₁ formed from a field-effect transistor of a first conductivity type (for example, n type) and a switching transistor TR₂ formed from a field-effect transistor of a second conductivity type (for example, p type).

[0110] The information storage transistor TR_1 comprises a first channel forming region Ch_1 of the second conductivity type, a first conductive gate G_1 formed above the first semiconductor channel forming region Ch_1 with a first barrier layer interposed therebetween, and first and second conductive regions, SC_1 and SC_2 , separated by the first conductive gate G_1 . The first conductive gate G_1 is formed in such a manner as to bridge the first conductive region SC_1 and the second conductive region SC_2 .

[0111] The switching transistor TR_2 comprises a second semiconductor channel forming region Ch_2 of the first conductivity type, a second conductive gate G_2 formed above the second semiconductor channel forming region Ch_2 with a second barrier layer interposed therebetween, a third conductive region SC_3 , and a fourth conductive region SC_4 . The second conductive gate G_2 is formed in such a manner as to bridge the third conductive region SC_3 and the fourth conductive region SC_4 .

[0112] More specifically, the conductive regions are the source and drain regions. The first and second conductive regions, SC_1 and SC_2 , are each formed from a low-resistivity semiconductor of the opposite conductivity type to that of the first semiconductor channel forming region Ch_1 , or from a metal or a silicide that forms a rectifier junction with the first semiconductor channel forming region Ch_1 . Likewise, the third and fourth conductive regions, SC_3 and SC_4 , are each formed from a low-resistivity semiconductor of the opposite conductivity type to that of the second semiconductor channel forming region Ch_2 , or from a metal or a silicide that forms a rectifier junction with the second semiconductor channel forming region Ch_2 .

[0113] The first conductive gate G_1 of the storage transistor TR_1 and the second conductive gate G_2 of the switching transistor TR_2 are connected to a first memory-cell-selection line (for example, a word line). The fourth conductive region SC_4 of the switching transistor TR_2 is connected to, or formed common with, the channel forming region Ch_1 of the storage transistor TR_1 . The third conductive region SC_3 of the switching transistor TR_2 is connected to a second memory-cell-selection line (for example, a bit line). The first conductive region SC_1 of the information storage transistor TR_1 is connected to a read line. The second conductive region SC_2 is connected to a fixed potential including zero potential.

[0114] Potentials applied to the various lines for a memory write are designated as follows:

First memory-cell-selection line (e.g., word line): Vw

Second memory-cell-selection line (e.g., bit line)

"0" write : V₀
"1" write : V₁

55

50

Read potential is designated as follows: First memory-cell-selection line (e.g., word line) : V_R

[0115] Also, for a memory read, the potential of the read line to which the first conductive region SC_1 of the information storage transistor TR_1 is connected is designated as follows:

Read line potential: V2

[0116] The threshold voltages of the information storage transistor TR_1 required at the first conductive gate G_1 for read operations are designated as follows:

"0" read : V_{TH1_0}

5

20

25

30

"1" read: V_{TH1-1} The potential of the channel forming region Ch₁ is different between a "0" read and a "1" read. As a result, the threshold voltage of the information storage transistor TR₁ required at the first conductive gate G₁ differs between a "0" read and a "1" read. However, the structure does not require the provision of a large capacitor as required in the prior art DRAM shown in Fig. 17.

[0117] The potential of the information storage transistor TR₁ is set to satisfy the following relationship.

$$3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$$

15 [0118] The operation of the semiconductor memory cell of Embodiment 5 will be described below.

Information write

[0119] When writing information "0" (second line potential: V_0) or "1" (second line potential: V_1), the potential of the first line is set at V_W (<0). As a result, the potential at the second conductive gate G_2 of the switching transistor TR_2 is also V_W (<0). Therefore, the switching transistor TR_2 is ON. Consequently, the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_0 (when writing information "0") or V_1 (when writing information "1". Or V_W - V_{1H2} when $3V_W 3 < 3V_1 + V_{1H2} 3$).

When writing information, the potential at the first conductive gate G_1 of the information storage transistor TR_1 is V_W (<0). Therefore, the information storage transistor TR_1 is OFF. Thus, when writing information "0" or "1", the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_0 (when writing information "0") or V_1 or V_W - V_{TH2} (when writing information "1"). This condition changes with time because of leakage currents (between the substrate and the semiconductor channel forming region Ch_1 of the information storage transistor TR_1 , off currents of the switching transistor TR_2 , etc.), but is maintained within an allowable range until the information is read out. More specifically, during the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR_2 are set at such potentials that neither transistor will conduct. Furthermore, the so-call refresh operation is performed before the change in the potential of the channel forming region Ch_1 of the information storage transistor TR_1 becomes large enough to cause errors in read operations.

Information read

35

[0121] When reading information "0" or "1", the potential of the first line is V_R (>0). As a result, the potential at the second conductive gate G_2 of the switching transistor TR_2 is V_R (>0), and the switching transistor TR_2 is OFF.

[0122] The potential at the first conductive gate G_1 of the information storage transistor TR_1 is V_R (>0). Also, the threshold voltage of the information storage transistor TR_1 required at the first conductive gate G_1 is $V_{TH1\ 0}$ or $V_{TH1\ 1}$. The threshold voltage of the information storage transistor TR_1 is dependent on the potential of the channel forming region Ch_1 . The following relationship exists between these threshold voltages.

$$3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$$

Therefore, when the stored information is "0", the information storage transistor TR_1 is ON. On the other hand, when the stored information is "1", the information storage transistor TR_1 is OFF.

[0123] Thus, the information storage transistor TR₁ is set to an ON or OFF condition, depending on the stored information. Since the first conductive region SC₁ of the information storage transistor TR₁ is connected to the read line or the second line, current flows or does not flow to the information storage transistor TR₁, depending on the stored information ("0" or "1"). The stored information can be read out in this manner by the information storage transistor TR₁. A mode in which the first conductive region SC₁ of the information storage transistor TR₁ is connected to the second line will be described hereinafter.

[0124] The above-described operating conditions of the information storage transistor TR_1 and the switching transistor TR_2 are summarized in Table 3. The potential values given in Table 3 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

45

EP 0 971 360 A1 Table 3

Unit: volts

	·			TOICE
Memory write	"0" write		"l" write	
1st line potential	V _w	-3.0	Vu	-3.0
2nd line potential	V ₀ 0		V _I	-2.0
2nd gate potential	V _w -3.0		Vu	-3.0
Condition of TR ₂	ON			ON
Potential of channel forming region	v_{o}	0	v_1	-2.0
1st gate potential	V _w -3.0		0 V _u -	
Condition of TR ₁	OFF		C	FF

20

25

30

35

5

10

15

Memory read	"0" read		"1"	read
1st line potential	V _R 1.0		V_R	1.0
2nd gate potential	V_R	V _R 1.0		1.0
Condition of TR ₂	OFF		0:	FF
Potential of channel forming region	V _o	0	v _i	-2.0
Threshold of TR ₁ required at 1st gate	V _{TH1-0} 0.5		V _{TH1-1}	1.1
1st gate potential	1.0			1.0
Condition of TR ₁	ON		Oi	FF
Read line potential	0.5V*		0.	5V*

40

2nd line potential: 1V for Fig. 12(c)

In Embodiment 5, it is possible to omit the read line. More specifically, the read line may be formed common with the second line. In this case, the first conductive region SC₁ is connected to the second line via a p-n junction or a Schottky junction type rectifying diode D₂, as indicated by a dotted line in Fig. 12(B). This semiconductor memory cell structure can be realized, for example, in the structure shown in Fig. 12(C). In the structure shown in Fig. 12(C), the diode D₂ is formed by forming the first conductive region SC₁ from a semiconductor and forming the third conductive region SC₃ in the surface area thereof, the conductivity type of the third conductive region SC₃ being opposite to that of the first conductive region SC₁. Furthermore, in the semiconductor memory cell shown in Fig. 12(C), the first semiconductor channel forming region Ch₁ and the fourth conductive region SC₄ are formed of a common region. Likewise, the first conductive region SC₁ and the second semiconductor channel forming region Ch₂ are formed of a common region.

[0126] In the thus structured semiconductor memory cell, the readout voltage applied to the second line must be small enough that a large forward current will not flow across the junction between the first conductive region SC₁ and the third conductive region SC₃ (0.4 V or less in the case of a p-n junction); otherwise, latch-up may occur. One way to prevent the latch-up condition is to form the third conductive region SC₃ from a silicide or a metal so that the third conductive region SC3 and the first conductive region SC₁ form a junction such as a Schottky junction where majority

carriers essentially form the forward current.

[0127] As a structure that can utilize the conventional MOS technology, the third conductive region SC_3 may be formed, as shown in Fig. 13, for example, from a p-type semiconductor region SC_{3P} and a metal layer of Mo, Al, etc. or a silicide layer, SC_{3S} , that can form a Schottky junction with the first conductive region SC_1 . In the semiconductor memory cell shown in Fig. 13, the first conductive gate G_1 and the second conductive gate G_2 are formed common. Also, the reference sign E designates an electrode Al or Al/TiN/Ti triple layer formed on the third conductive region SC_3 , and the first conductive region SC_3 is formed, for example, from an n-type semiconductor.

[0128] Thus, this embodiment provides the structure that can also be employed in CMOS fabrication, and therefore, the structure, among others, the structure shown in Fig. 12(B), is particularly suitable for DRAMs integrated in CMOS ASICs.

Embodiment 6

10

25

35

40

45

50

55

[0129] Embodiment 6 is concerned with a semiconductor memory cell according to a fourth aspect of the invention. The semiconductor memory cell of Embodiment 6, the principle of operation of which is shown in Fig. 14(A) and a cross section of a portion of which is shown schematically in Fig. 13(B), comprises an information storage transistor TR₁ of a first conductivity type (for example, p type) and a switching transistor TR₂ of a second conductivity type (for example, p type) opposite to the first conductivity type.

[0131] The switching transistor TR_2 comprises a second conductive gate G_2 , third and fourth conductive regions, SC_3 and SC_4 , formed, for example, from a p^* à semiconductor, and a second semiconductor channel forming region Ch_2 . The third conductive region SC_3 and the fourth conductive region SC_4 are connected to the second semiconductor channel forming region Ch_2 . The second conductive gate G_2 is formed opposite a second principal surface of the second semiconductor channel forming region Ch_2 with a second barrier layer interposed therebetween.

[0132] The first conductive gate G_1 of the information storage transistor TR_1 and the second conductive gate G_2 of the switching transistor TR_2 are connected to a first memory-cell-selection line (for example, a word line). The fourth conductive region SC_4 of the switching transistor TR_2 is connected to the channel forming region Ch_1 of the information storage transistor TR_1 . The third conductive region SC_3 of the switching transistor TR_2 is connected to a second memory-cell-selection line (for example, a bit line). The second conductive region SC_2 of the information storage transistor TR_1 is connected to a fixed potential. The first conductive region SC_1 of the information storage transistor TR_1 is connected to the third conductive region SC_3 of the switching transistor TR_2 , forming at their boundary a rectifier junction of p-n junction or Schottky junction type. With the impurity concentration in the first conductive region SC_1 at the junction adjusted to 2 x 10^{19} àcm 3 à or less, the dielectric strength or leakage current characteristic at the rectifier junction can be improved.

[0133] Potentials applied to the various lines for a memory write are designated as follows:

First memory-cell-selection line (e.g., word line): Vw

Second memory-cell-selection line (e.g., bit line)

"0" write : V₀
"1" write : V₁

Read potential is designated as follows:

First memory-cell-selection line (e.g., word line): V_R

[0134] Also, for a memory read, the fixed potential to which the second conductive region SC₂ of the information storage transistor TR₁ is connected is designated as follows:

Fixed potential: V₂

[0135] The threshold voltages of the information storage transistor TR₁ required at the first conductive gate G₁ for read operations are designated as follows:

"0" read : V_{тн1_0}

[0136] The potential of the channel forming region Ch₁ is different between a "0" read and a "1" read. As a result, the threshold voltage of the information storage transistor TR₁ required at the first conductive gate G₁ differs between a "0" read and a "1" read. However, the structure does not require the provision of a large capacitor as

required in the prior art DRAM.

[0137] The potential of the information storage transistor TR₁ is set to satisfy the following relationship.

$$3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$$

5 [0138] The operation of the semiconductor memory cell of Embodiment 6 will be described below.

Information write

10

20

30

35

[0139] When writing information "0" (second line potential: V_0) or "1" (second line potential: V_1), the potential of the first line is set at V_W (<0). As a result, the potential at the second conductive gate G_2 of the switching transistor TR_2 is also V_W (<0). Therefore, the switching transistor TR_2 is ON. Consequently, the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_0 (when writing information "0") or V_1 (when writing information "1". Or $V_W - V_{TH2}$ when $3V_W 3 < 3V_1 + V_{TH2} 3$).

[0140] When writing information, the potential at the first conductive gate G_1 of the information storage transistor TR_1 is V_W (<0). Therefore, the information storage transistor TR_1 is OFF. Thus, when writing information "0" or "1", the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_0 (when writing information "0") or V_1 or V_W - V_{TH2} (when writing information "1"). This condition changes with time because of leakage currents (between the substrate and the semiconductor channel forming region Ch_1 of the information storage transistor TR_1 , off currents of the switching transistor TR_2 , etc.), but is maintained within an allowable range until the information is read out. More specifically, during the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR_1 and the switching transistor TR_2 are set at such potentials that neither transistor will conduct. Furthermore, the so-call refresh operation is performed before the change in the potential of the channel forming region Ch_1 of the information storage transistor TR_1 becomes large enough to cause errors in read operations.

[0141] The first conductive region SC_1 of the information storage transistor TR_1 is connected to the third conductive region SC_3 of the switching transistor TR_2 , forming at their boundary a rectifier junction of p-n junction or Schottky junction type. This perfectly prevents the current flow to the first conductive region SC_1 during the writing of information.

Information read

[0142] When reading information "0" or "1", the potential of the first line is V_R (>0). As a result, the potential at the second conductive gate G_2 of the switching transistor TR_2 is V_R (>0), and the switching transistor TR_2 is OFF.

[0143] The potential at the first conductive gate G_1 of the information storage transistor TR_1 is V_R (>0). Also, the threshold voltage of the information storage transistor TR_1 required at the first conductive gate G_1 is $V_{TH1\ 0}$ or $V_{TH1\ 1}$. The threshold voltage of the information storage transistor TR_1 is dependent on the potential of the channel forming region Ch_1 . The following relationship exists between these threshold voltages.

 $3V_{TH1}$ $_{1}3 > 3V_{R}3 > 3V_{TH1}$ $_{0}3$

Therefore, when the stored information is "0", the information storage transistor TR₁ is ON. On the other hand, when the stored information is "1", the information storage transistor TR₁ is OFF.

Inus, the information storage transistor TR_1 is set to an ON or OFF condition, depending on the stored information. Since the second conductive region SC_2 of the information storage transistor TR_1 is connected to the fixed potential, current flows or does not flow to the information storage transistor TR_1 , depending on the stored information ("0" or "1"). The stored information can be read out in this manner by the information storage transistor TR_1 . The above-described operating conditions of the information storage transistor TR_1 and the switching transistor TR_2 are summarized in Table 4. The potential values given in Table 4 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

50

45

55

EP 0 971 360 A1 Table 4

Unit: volts

			0111.0.	VOILS
Memory write	"0" write		"1"	write
1st line potential	Vu	-2.5	V _w	-2.5
2nd line potential	v _o	v _o 0		-2.0
2nd gate potential	V _u -2.5		Vu	-2.5
Condition of TR ₂	ON		(ИС
Potential of TR ₁ channel forming region	V _o	0	V ₁	-1.0
1st gate potential	V _u -2.5		V _v	-2.5
Condition of TR ₁	OFF		C	FF

Memory read "0" read "1" read 1st line potential V_R 0.9 V_R 0.9 2nd gate potential 0.9 V_R V_R 0.9 Condition of TR2 OFF OFF Potential of TR₁ 0 V_o V_1 -2.0 channel forming region Threshold of TR, 0.5 V_{TH1-1} V_{TB1-0} 1.1 required at 1st gate 1st gate potential 0.9 0.9 Condition of TR, ON OFF 2nd line potential V_2 (~1.0) V_2 (-1.0)

[0145] Fig. 14(C) shows a modified example of the semiconductor memory cell of Embodiment 6. In the semiconductor memory cell shown in Fig. 14(C), an auxiliary gate (a third conductive gate) G_3 is formed opposite the second conductive gate G_2 and facing a third principal surface of the second semiconductor channel forming region Ch_2 with a third barrier layer interposed therebetween. The auxiliary gate G_3 has the function of shielding the semiconductor forming region Ch_2 from potentials induced at and ions adhering to the surface of the semiconductor memory cell, thereby ensuring stable operation of the semiconductor memory cell. Furthermore, by connecting the auxiliary gate G_3 to the read/write selection line, read or write operating margins can be improved. The semiconductor memory cell thus constructed has further improved characteristics as compared with the semiconductor memory cell whose principle of operation is shown in Fig. 4.

Embodiment 7

5

10

15

20

25

30

35

40

50

55

[0146] Embodiment 7 is concerned with a semiconductor memory cell according to a fifth aspect of the invention. The semiconductor memory cell of Embodiment 7, the principle of operation of which is shown in Fig. 15(A) and a cross section of a portion of which is shown schematically in Fig. 15(B), comprises: a first semiconductor region SC₁ of a first conductivity type (for example, n type); a first conductive region SC₂ formed from a material of a second conductivity type opposite to the first conductivity type (for example, p*à) or from other material such as a metal or a

silicide that forms a rectifier junction with the first semiconductor region SC_1 ; a second semiconductor region SC_3 of the second conductivity type (for example, p^* à type); a second conductive region SC_4 formed from a material of the first conductivity type (for example, n^* à) or from other material such as a metal or a silicide that forms a rectifier junction with the second semiconductor region SC_3 ; and a conductive gate G disposed in such a manner as to form a bridge over a barrier layer between the first semiconductor region SC_1 and the second conductive region SC_4 and between the first conductive region SC_2 and the second semiconductor region SC_3 .

[0147] The first semiconductor region SC_1 is formed in the surface area of a semiconductor substrate or on an insulating substrate. The first conductive region SC_2 is formed in the surface area of the first semiconductor region SC_1 . The second semiconductor region SC_3 is formed in the surface area of the first semiconductor region SC_1 but spaced apart from the first conductive region SC_2 . The second conductive region SC_4 is formed in the surface area of the second semiconductor region SC_3 .

[0148] The conductive gate G is connected to a first memory-cell-selection line (for example, a word line). The first conductive region SC_2 is connected to a write information setting line. The second conductive region SC_4 is connected to a second memory-cell-selection line (for example, a bit line).

[0149] The first semiconductor region SC_1 (corresponding to the channel forming region Ch_2), the first conductive region SC_2 (corresponding to a source/drain region), the second semiconductor region SC_3 (corresponding to a source/drain region), and the conductive gate G constitute the switching transistor TR_2 . Likewise, the second semiconductor region SC_3 (the surface area below the conductive gate G corresponds to the channel forming region $Ch_1(p)$), the first semiconductor region SC_1 (corresponding to a source/drain region), the second conductive region SC_4 (corresponding to a source/drain region), and the conductive gate G constitute the information storage transistor TR

[0150] Potentials applied to the various lines for a memory write are designated as follows:

First memory-cell-selection line (e.g., word line): V_W

Write information setting line

"0" write : V_0

"1" write : V₁

Read potential is designated as follows:

First memory-cell-selection line (e.g., word line): V_R

30

35

45

50

20

25

[0151] Also, for a memory read, the potential of the second memory-cell-selection line (for example, bit line) to which the second conductive region SC_4 is connected is designated as follows:

Second memory-cell-selection line : V_2 A fixed potential, including zero potential, is applied to the first semiconductor region SC_1 .

[0152] The threshold voltages of the information storage transistor TR₁ required at the conductive gate G for read operations are designated as follows:

"0" read : V_{TH1_0}

"1" read : V_{TH1 1}

[0153] The potential of the channel forming region Ch₁ is different between a "0" read and a "1" read. As a result, the threshold voltage of the information storage transistor TR₁ at the conductive gate G differs between a "0" read and a "1" read. However, the structure does not require the provision of a large capacitor as required in the prior art DRAM.

[0154] The potential of the information storage transistor TR₁ is set to satisfy the following relationship.

$$3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$$

[-...]

[0155] The operation of the semiconductor memory cell of Embodiment 7 will be described below.

Information write

[0156] When writing information "0" (write information setting line potential: V_0) or "1" (write information setting line potential: V_1), the potential of the first line is set at V_W (<0). As a result, the potential at the conductive gate G of the switching transistor TR_2 is also V_W (<0). Therefore, the switching transistor TR_2 is ON. Consequently, the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_0 (when writing information "0") or V_1 (when writing information "1". Or V_W - V_{TH2} when $3V_W 3 < 3V_1 + V_{TH2} 3$).

[0157] During the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR_1 and the switching transistor TR_2 are set at such potentials that neither transistor will conduct. To achieve this, the potential of the first line should be set at 0 (V) and the potential of the second line at V_1 , for example.

[0158] When writing information, the potential at the conductive gate G of the information storage transistor TR₁ is

V_w (<0). Therefore, the information storage transistor TR₁ is OFF. Thus, when writing information "0" or "1", the potential of the channel forming region Ch₁ of the information storage transistor TR₁ is V₀ (when writing information "0") or V₁ or V_W - V_{TH2} (when writing information "1"). This condition changes with time because of leakage currents (between the first semiconductor region SC1 and the semiconductor channel forming region Ch1 of the information storage transistor TR1, off currents of the switching transistor TR2, etc.), but is maintained within an allowable range until the information is read out. The so-call refresh operation is performed before the change in the potential of the channel forming region Ch₁ of the information storage transistor TR₁ becomes large enough to cause errors in read operations.

Information read

5

10

15

20

25

30

35

40

45

50

55

When reading information "0" or "1", the potential of the first line is V_R (>0). As a result, the potential at the conductive gate G of the switching transistor TR2 is V_R (>0), and the switching transistor TR2 is OFF.

The potential at the conductive gate G of the information storage transistor TR_1 is V_R (>0). Also, the threshold voltage of the information storage transistor TR1 required at the conductive gate G is V_{TH1 0} or V_{TH1 1}. The threshold voltage of the information storage transistor TR₁ is dependent on the potential of the channel forming region Ch₁. The following relationship exists between these potentials.

 $3V_{TH1_1}3 > 3V_R3 > 3V_{TH1_0}3$ Therefore, when the stored information is "0", the information storage transistor TR₁ is ON. On the other hand, when the stored information is "1", the information storage transistor TR1 is OFF.

Thus, the information storage transistor TR₁ is set to an ON or OFF condition, depending on the stored information. Since the second conductive region SC₄ is connected to the second line, current flows or does not flow to the information storage transistor TR1, depending on the stored information ("0" or "1"). The stored information can be read out in this manner by the information storage transistor TR₁.

The above-described operating conditions of the information storage transistor TR₁ and the switching transistor TR2 are summarized in Table 5. The potential values given in Table 5 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

Table 5

Unit: volts

Memory write	"0" write		"1"	write
1st line potential	V _v -3.0		Vu	-3.0
Potential of write information setting line			V ₁	-2.0
Gate potential	V _w -3.0		Vu	-3.0
Condition of TR ₂	ON			ИС
Potential of channel forming region	v _o 0		V ₁ -2.0	
Condition of TR _i	OFF		0	FF

20

25

30

35

45

50

55

5

10

15

Memory read	"0" read		"l" read	
1st line potential	V _R 1.0		V_R	1.0
Gate potential	V _R 1.0		$v_{\rm R}$	1.0
Condition of TR ₂	OFF		OFF	
Potential of channel forming region	V _o	0	V ₁	-2.0
Threshold of TR ₁ required at 1st gate	V _{TH1-0}	V _{TH1-0} 0.5		1.1
Condition of TR ₁	ON		OI	F
2nd line potential	0.5		0	. 5

40 Embodiment 8

Embodiment 8 is concerned with a semiconductor memory cell according to a sixth aspect of the invention. The semiconductor memory cell of Embodiment 8, the principle of operation of which is shown in Fig. 16(A) and a cross section of a portion of which is shown schematically in Fig. 16(B), comprises: a first semiconductor region SC_1 of a first conductivity type (for example, n type); a first conductive region SC_2 formed from a material of a second conductivity type opposite to the first conductivity type (for example, p^* à) or from other material such as a metal or a silicide that forms a rectifier junction with the first semiconductor region SC_1); a second semiconductor region SC_3 of the second conductivity type (for example, p^* à type); a second conductive region SC_4 formed from a material of the first conductivity type (for example, p^* à) or from other material such as a metal or a silicide that forms a rectifier junction with the second semiconductor region SC_3); and a conductive gate G formed in such a manner as to bridge the second conductive region SC_4 and a portion of the first semiconductor region SC_1 flanked by the second semiconductor region SC_3 and the first conductive region SC_2 and also bridge the first conductive region SC_2 and the semiconductor memory cell shown in Fig. 16(B) is depicted in more detail in Fig. 16(C). For further embodiment of the semiconductor memory cell structure shown in Fig. 15(B), part of the structure of the semiconductor memory cell structure shown in Fig. 15(B).

[0164] The first semiconductor region SC_1 is formed on a semiconductor substrate as an isolated region in the surface area thereof, or on an insulating substrate as a region attached to a support substrate with an insulating layer such as an SiO_2 layer interposed therebetween. The first conductive region SC_2 is formed in the surface area of

the first semiconductor region SC_1 . The second semiconductor region SC_3 is formed in the surface area of the first semiconductor region SC_1 but spaced apart from the first conductive region SC_2 . The second conductive region SC_4 is formed in the surface area of the second semiconductor region SC_3 .

[0165] The conductive gate G is connected to a first-memory-cell selection line (for example, a word line). The first semiconductor region SC_1 is connected to a second memory-cell-selection line (for example, a bit line). The first conductive region SC_2 is connected to a first fixed potential. The second conductive region SC_4 is connected to a second fixed potential.

[0166] The first semiconductor region SC_1 (corresponding to the channel forming region Ch_2), the first conductive region SC_2 (corresponding to a source/drain region), the second semiconductor region SC_3 (corresponding to a source/drain region), and the conductive gate G constitute the switching transistor TR_2 . Likewise, the second semiconductor region SC_3 (the surface area below the conductive gate G corresponds to the channel forming region $Ch_1(p)$), the first semiconductor region SC_1 (corresponding to a source/drain region), the second conductive region SC_4 (corresponding to a source/drain region), and the conductive gate G constitute the information storage transistor TR

[0167] The first fixed potential to which the first conductive region SC₂ is connected is designated as V₃ (≤0). Likewise, the second fixed potential to which the second conductive region SC₄ is connected is designated as V₄ (≥0). [0168] Potentials applied to the various lines for a memory write are designated as follows:

First memory-cell-selection line (e.g., word line): Vw

Second memory-cell-selection line (e.g., bit line)

"0" write : V₀
"1" write : V₁

5

15

20

25

30

35

40

50

55

[0169] Likewise, the threshold voltages of the switching transistor TR₂ required at the conductive gate for write operations are designated as follows:

"0" write : V_{TH2W_0}
"1" write : V_{TH2W_1}

[0170] Read potential is designated as follows:

First memory-cell-selection line (e.g., word line): V_R

[0171] Also, the threshold voltages of the information storage transistor TR₁ required at the conductive gate G for read operations are designated as follows:

"0" read : V_{TH1R_0}

"1" read : V_{TH1R 1}

[0172] Generally, the potentials of the channel forming regions Ch_1 and Ch_2 are different between a "0" read/write and a "1" read/write. As a result, the threshold voltages of the information storage transistor TR_1 and the switching transistor TR_2 required at the conductive gate G differ between a "0" read/write and a "1" read/write. However, the structure does not require the provision of a large capacitor as required in the prior art DRAM.

[0173] The potential at the conductive gate of the switching transistor TR_2 , relative to V_W , is set as shown below, for example, for simplicity of explanation.

$$3V_w3 > 3V_{TH2W_1}3$$
 or $3V_{TH2W_0}3$ whichever larger

[0174] The potential at the conductive gate of the information storage transistor TR_1 , relative to V_R , is set as follows:

$$3V_{TH1}$$
 $_{1}3 > 3V_{R}3 > 3V_{TH1}$ $_{0}3$

45 [0175] The operation of the semiconductor memory cell of Embodiment 8 will be described below.

Information write

[0176] When writing information "0" (second line potential: V_0) or "1" (second line potential: V_1), the potential of the first line is set at V_W (<0). As a result, the potential at the conductive gate G of the switching transistor TR_2 is also V_W (<0). V_W is

$$3V_W3 > 3V_{TH2W_1}3$$
 or $3V_{TH2W_0}3$ whichever larger

Therefore, for a write operation, the switching transistor TR_2 is ON. Consequently, the potential of the channel forming region Ch_1 of the information storage transistor TR_1 is

"0" information write: V₃

"1" information write: V₃

[0177] When writing information, the potential at the conductive gate G of the information storage transistor TR_1 is V_W (<0). Therefore, the information storage transistor TR_1 is OFF. Thus, when writing information "0" or "1", the

potential of the channel forming region Ch_1 of the information storage transistor TR_1 is V_3 for both "0" and "1" information write. During the retention period, since TR_2 is also OFF, when the second line potential at this time is denoted by V_5 ($3V_5 \le 3V_0 \le 3V_1 \le 3V_1$

[0178] During the information retention period after the information is written and before the information is read out, the various portions of the information storage transistor TR_1 and the switching transistor TR_2 are set at such potentials that neither transistor will conduct. To achieve this the potential of the first line should be set at 0 (V) and the potential of the second line at V_5 , for example. The so-called refresh operation is performed before the change in the potential of the channel forming region Ch_1 of the information storage transistor TR_1 becomes large enough to cause errors in read operations.

Information read

5

10

15

20

25

35

40

45

50

55

[0179] When reading information "0" or "1", the potential of the first line is V_R (>0), and the potential of the second line is V_6 (3 V_6 3 \leq 3 V_0 3 or 3 V_1 3). As a result, the potential at the conductive gate G of the switching transistor TR $_2$ is V_R (>0), and the switching transistor TR $_2$ is OFF.

[0180] The potential at the conductive gate G of the information storage transistor TR_1 is V_R (>0). Also, the threshold voltage of the information storage transistor TR_1 required at the first conductive gate G_1 is V_{TH1R_0} or V_{TH1R_1} which is given by the potential between the second semiconductor region SC_3 and the second conductive region SC_4 when $Y_3 - (V_0 - V_6)$ or $Y_4 - (V_1 - V_6)$ is met. The threshold voltage of the information storage transistor TR_1 is dependent on the potential of the channel forming region Ch_1 . The following relationship exists between these potentials.

$3V_{TH1_0}3 > 3V_R3 > 3V_{TH1_1}3$

Therefore, when the stored information is "0", the information storage transistor TR_1 is OFF. On the other hand, when the stored information is "1", the information storage transistor TR_1 is ON.

[0181] Thus, the information storage transistor TR₁ is set to an ON or OFF condition, depending on the stored information. Since the second conductive region SC₄ is connected to the second fixed potential, current flows or does not flow to the information storage transistor TR₁, depending on the stored information ("0" or "1"). The stored information can be read out in this manner by the information storage transistor TR₁.

[0182] The above-described operating conditions of the information storage transistor TR₁ and the switching transistor TR₂ are summarized in Table 6. The potential values given in Table 6 are only illustrative examples, and each potential can take any value as long as it satisfies the above conditions.

Table 6

Unit: volts

Memory write	"0" write		"1"	write
1st line potential	V _u -2.0		Vy	-2.0
2nd line potential	V _o	2.0	v_{i}	0
1st fixed potential		V ₂		V ₂
Gate potential	Vw	-2.0	V _u	-2.0
Thereshold of TR ₂ required at gate	V _{TH2W-0}	-1.2	V _{TH2W-1}	-0.5
Condition of TR ₂		ON	ON	
Potential of TR ₁ channel forming region		lst fixed potential e.g. 0		1st fixed potential e.g. 0
Condition of TR ₁	OFF			OFF

Memory read	"0" read		"1"	read
1st line potential	V _R	1.0	V_{R}	1.0
Gate potential	V _R	1.0	V _R	1.0
Condition of TR ₂	OFF		OF	F
Potential of TR ₁ channel forming region		-0.75		+0.25
Threshold of TR ₁ required at 1st gate	V _{THIR-0}	0.85	V _{TH1R-1}	0.5
Condition of TR ₁	OFF		0	N
2nd line potential	0.5		0.	5
2nd fixed potential	0.25		0.	25

[0183] The semiconductor memory cell of the invention has been described above in accordance with preferred embodiments, but it will be appreciated that the invention is not limited to those described preferred embodiments. For example, in the first and second aspects of the invention described in Embodiments 1 and 3, the information storage transistor TR_1 and the switching transistor TR_1 may be both formed from p-type transistors. Furthermore, in the preferred modes of the first and second aspects of the invention described in Embodiments 2 and 4, the information storage transistor TR_1 may be formed from an n-type transistor and the switching transistor TR_2 from a p-type transistor. Moreover, in the third to fifth aspects described in Embodiments 5 to 8, the information storage transistor TR_1 may be formed from a p-type transistor and the switching transistor TR_2 from an n-type transistor. It will also be appreciated that the arrangement of elements in each transistor shown is only illustrative and may be modified as needed.

The present invention is applicable not only to memory cells formed from silicon semiconductors but also to memory cells formed from compound semiconductors such as GaAs, for example.

[0185] In the semiconductor memory cell of the present invention, the operation of the information storage transistor is determined in depending relationship on the potential or charge (information) stored on the

second conductive gate or in the channel forming region of the information storage transistor, and the information read out as the transistor current during refresh intervals is independent of the magnitude of the capacitance of a capacitor (for example, the capacitance of the second conductive gate plus added capacitance, etc.) if such a capacitor is added. This therefore serves to solve the problem of capacitor capacitance encountered in prior art semiconductor memory cells; if a capacitor is added for refresh interval adjustment, a very large capacitor such as those required in the prior art DRAMs is not required. Furthermore, the maximum area of the semiconductor memory cell is equal to or smaller than the area of two transistors.

[0186] In the semiconductor memory cell according to the first and second aspects of the invention, a conductive gate is provided opposite each of two principal surfaces of the semiconductor channel layer of the information storage transistor. This structure eliminates the problem of unstable transistor operation inherent in prior art transistor structures; that is, the structure of the invention is effective in stabilizing the operation of the information storage transistor, and facilitates short-channel transistor design. The first conductive gate and the third conductive gate are both connected to the first memory-cell-selection line. Accordingly, the first memory-cell-selection line need not be provided more than one, and the chip area can be reduced. Furthermore, depending on the structure, it is possible to form a memory cell within an area equal to one transistor area.

[0187] In the semiconductor memory cell according to the second aspect of the invention, a fourth gate is provided as an extra gate of the switching transistor. The provision of this extra gate serves to further stabilize the operation of the switching transistor.

[0188] In the preferred modes of the semiconductor memory cell according to the first and second aspects of the invention, a fifth conductive layer is provided. The provision of this fifth conductive layer prevents without fail a current from flowing to the information storage transistor during the information write operation.

[0189] The semiconductor memory cell fabrication process according to the third aspect of the invention is compatible with the fabrication process for CMOS ASICs, as shown, for example, in Fig. 12(B). The process therefore allows DRAM functions to be incorporated in an ASIC without requiring extra processing steps although the semiconductor memory cell area increases slightly. On the other hand, in the semiconductor memory cell structure shown in Fig. 12(C), for example, one extra processing step may be required as compared to the CMOS ASIC structure, but the semiconductor memory cell area can be reduced nearly by half.

25 [0190] According to the fourth aspect of the invention, the semiconductor memory cell can be implemented on an area approximately equal to one transistor area.

[0191] According to the fifth and sixth aspects of the invention, the semiconductor memory cell can be implemented on an area approximately equal to one transistor area by using conventional semiconductor memory cell fabrication techniques without relying on SOI technology.

30 Claims

35

40

45

50

55

10

15

20

1. A semiconductor memory cell comprising: an information storage transistor (TR₁) of a first conductivity type, comprising a first semiconductor channel forming region (Ch₁); first and second conductive regions (SC₁, SC₂) each forming a rectifier junction in contacting relationship with a surface region of said first semiconductor channel forming region (Ch₁); and a first conductive gate (G₁) disposed above said first channel forming region (Ch₁), with a first barrier layer interposed therebetween, in such a manner as to bridge said first conductive region (SC₁) and said second conductive region (SC₂), and

a switching transistor (TR_2) of a second conductivity type opposite to the first conductivity type, comprising a second semiconductor channel forming region (Ch_2) ; third and fourth conductive regions (SC_3, SC) each forming a rectifier junction in contacting relationship with a surface region of said second semiconductor channel forming region (Ch_2) ; and a second conductive gate (G_2) disposed above said second semiconductor channel forming region (Ch_2) , with a second barrier layer interposed therebetween, in such a manner as to bridge said third conductive region (SC_3) and said fourth conductive region (SC_4) , wherein

said first conductive gate (G_1) of said information storage transistor (TR_1) and said second conductive gate (G_2) of said switching transistor (TR_2) are connected to a first memory-cell-selection line (1ST LINE);

said fourth conductive region (SC₄) of said switching transistor (TR₂) is connected to said first semiconductor channel forming region (Ch₁) of said information storage transistor (TR₁);

said third conductive region (SC₃) of said switching transistor (TR₂) is connected to a second memory-cell-selection line (2ND LINE), and

said first conductive region (SC_1) of said information storage transistor (TR_1) is connected to a read line (READ LINE).

 A semiconductor memory cell according to claim 1, wherein said first conductive region (SC₁) is connected to said second line (2ND LINE) or said third conductive region (SC₃) via a rectifier junction.

- 3. A semiconductor memory cell according to claim 2, wherein said first conductive region (SC₁) is formed from a semiconductor as a common region with said second semiconductor channel forming region (Ch₂), said rectifier junction being formed between said common region and said third conductive region (SC₃), and said first semiconductor channel forming region (Ch₁) and said fourth conductive region (SC₄) are formed from a common region.
- A semiconductor memory cell according to claim 3, wherein said second conductive gate (G₂) is formed common with said first conductive gate (G₁).
- 5. A semiconductor memory cell according to claim 4, wherein said third conductive region (SC₃) further includes a metal layer or a silicide layer that forms a Schottky junction with said first conductive region (SC₄).
 - 6. A semiconductor memory cell comprising:

5

15

20

25

30

35

45

50

55

- an information storage transistor (TR₁) of a first conductivity type, comprising a first semiconductor channel forming region (Ch₁) having a first principal surface; first and second conductive regions (SC₁, SC₂) each forming a rectifier junction in contacting relationship with a surface region of said first semiconductor channel forming region (Ch₁); and a first conductive gate (G₁) disposed opposite said first principal surface, with a first barrier layer interposed therebetween, in such a manner as to bridge said first conductive region (SC₂) and said second conductive region (SC₂), and
- a switching transistor (TR₂) of a second conductivity type opposite to the first conductivity type, comprising a second semiconductor channel forming region (Ch₂) having second and third opposing principal surfaces; third and fourth conductive regions (SC₃, SC₄) respectively connected to either end of said second semiconductor channel forming region (Ch₂); and a second conductive gate (G₂) disposed opposite said second principal surface with a second barrier layer interposed therebetween, wherein
- said first conductive gate (G1) of said information storage transistor (TR₁) and said second conductive gate (G₂) of said switching transistor (TR₂) are connected to a first memory-cell-selection line (1ST LINE);
- said fourth conductive region (SC_4) of said switching transistor (TR_2) is connected to said first semiconductor channel forming region (Ch_1) of said information storage transistor (TR_1);
- said third conductive region (SC₃) of said switching transistor (TR₂) is connected to a second memory-cell-selection line (2ND LINE),
- said second conductive region (SC₂) of said information storage transistor (TR₁) is connected to a fixed potential, and
- said first conductive region (SC_1) of said information storage transistor (TR_1) is connected to said third conductive region (SC_3) of said switching transistor (TR_2), forming a rectifier junction therebetween.
- 7. A semiconductor memory cell according to claim 6, further comprising a third conductive gate (G₃) disposed opposite said third principal surface of said second semiconductor channel forming region (Ch₂) with a third barrier layer interposed therebetween.
 - 8. A semiconductor memory cell comprising:
 - a first semiconductor region (SC₁) of a first conductivity type formed in a surface region of a semiconductor substrate or on an insulating substrate,
 - a first conductive region (SC₂) formed in a surface region of said first semiconductor region (SC₁) in contacting relationship forming a rectifier junction therebetween,
 - a second semiconductor region (SC₃) of a second conductivity type formed in a surface region of said first semiconductor region (SC₁) but spaced apart from said first conductive region (SC₂),
 - a second conductive region (SC₄) formed in a surface region of said second semiconductor region (SC₃) in contacting relationship forming a rectifier junction therebetween, and
 - a conductive gate (G) disposed in such a manner as to form a bridge over a barrier layer between said first semiconductor region (SC₁) and said second conductive region (SC₄) and between said first conductive region (SC₂) and said second semiconductor region (SC₃), wherein

		said conductive gate (G) is connected to a first memory-cell-selection line (1ST LINE),
		said first conductive region (SC ₂) is connected to a write information setting line, and
5		said second conductive region (SC ₄) is connected to a second memory-cell-selection line (2ND LINE).
	9.	A semiconductor memory cell comprising:
10		a first semiconductor region (SC_1) of a first conductivity type formed in a surface region of semiconductor substrate or on an insulating substrate,
		a first conductive region (SC_2) formed in a surface region of said first semiconductor region (SC_1) is contacting relationship forming a rectifier junction therebetween,
15		a second semiconductor region (SC_3) of a second conductivity type formed in a surface region of said first semiconductor region (SC_1) but spaced apart from said first conductive region (SC_2),
		a second conductive region (SC_4) formed in a surface region of said second semiconductor region (SC_3) in contacting relationship forming a rectifier junction therebetween, and
20		a conductive gate (G) disposed in such a manner as to form a bridge over a barrier layer between said first semiconductor region (SC ₁) and said second conductive region (SC ₂) and between said first conductive region (SC ₂) and said second conductive region (SC ₃), wherein
		said conductive gate (G) is connected to a first memory-cell-selection line (1ST LINE), and
25		said first semiconductor region (SC ₁) is connected to a second memory-cell-selection line (2ND LINE).
30		
35		
40		
40		
45		
50		

55

FIG.1




FIG.2




FIG.3




FIG. 4





FIG.5



F1G.6




FIG.7




FIG.8






FIG.9



F/G.10

IST LINE (WORD LINE)



F/G.11




FIG. 12A

SC4

 $Ch_2 \dot{n}$

SC₃

IST LINE (WORD LINE) G_1 Chi TR_1 READ LINE SCI SC₂ TR_2 G_2 Ch_2 PREDETERMINED POTENTIAL SC₄ SC₃ FIG. 12B IST LINE (WORD LINE) 2ND LINE (BIT LINE) PREDETERMINED POTENTIAL READ LINE \dot{D}_2 G2 SC4 SC₃ SCI SC2 \mathbf{Z} 2ND BARRIER LAYER Ch2 IST BARRIER LAYER Chi (p-well) FIG. 12C IST LINE (WORD LINE) PREDETERMINED POTENTIAL 2ND LINE (BIT LINE) Gı G2 p+ SC₂ n+

SCI

Ch₁

(p-well)

F1G.13




FIG. 14A





FIG. 15A






FIG. 16A

IST LINE (WORD LINE)




FIG. 16B




FIG. 16C




FIG. 17 PRIOR ART




FIG. 18

